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As progressively complex 4H-SiC junction field effect transistor (JFET) integrated circuits (ICs) have 
reproducibly demonstrated operation for thousands of hours at T > 460 °C, interest in usefully fielding 
these uniquely durable chips in harsh environment missions has grown [1-3]. Regardless of the circuit 
complexity, these ICs are made from on-chip interconnection of just two fundamental device types: (1) 
n-channel 4H-SiC JFETs and (2) n-channel 4H-SiC resistors. In order to maximize availability and ease 
of use for prospective circuit designers, JFET and resistor models compatible with baseline-version 
SPICE circuit modeling software have been developed [4]. However, the baseline-version SPICE 
semiconductor resistor R model, which is the basis for the 4H-SiC resistor model approximation 
reported in [4], makes no provision for substrate body bias effect. This report examines body effect 
measured in 4H-SiC IC resistors and describes the use of NMOS-based models for more accurate 
simulation of DC resistor behavior in SPICE. 
    Figure 1 schematically reviews the cross-section of 4H-SiC IC resistors illustrating applied anode VR 
and substrate VS bias. Figure 2 shows measured (dashed lines) current vs. voltage (I-V) characteristics 
at 27 °C and 500 °C for a 480 µm x 6 µm resistor that exemplifies the major observed IC resistor body 
bias behaviors compared to the linear (i.e., without body effect) SPICE resistor model simulations (solid 
lines). The measured (dashed) I-V characteristics bend down consistent with the fact that bias across the 
substrate-channel pn junction somewhat depletes the conductive n-channel near the anode end of the 
resistor where positive I-V measurement bias is applied. As seen in Fig. 2, the significant discrepancy 
between measured resistor I-V data and linear SPICE semiconductor resistor model grows larger with 
increasing magnitude of VR and VS. Extraction of differential resistance RDiff = dVR/dIR (Fig. 2, light 
blue) quantifies change in device resistance as the anode measurement voltage VR is swept. 
    As the n-channel SiC IC resistors reside on top of p-epilayer/substrate (Fig. 1), the resistors are 
structurally equivilant to long-channel buried-gate JFETs wherein the p-epilayer/substrate serves as the 
gate terminal. The magnitude of negative VS required to completely deplete the n-channel is large since 
NDC >> NAC in Fig. 1. Therefore, the “JFET” operates in the linear region, and the SPICE modeling 
parameters can be extracted from measured I-V data [5]. Similar to prior SiC JFET modeling work [4], 
the baseline SPICE NMOS model is used for modeling, wherein substrate bias VS is applied to the gate 
terminal of the NMOS device instance in SPICE. 
Figure 3 compares SPICE-simulated resistor I-Vs with measured resistor I-Vs for VS = 0 V and VS 
= -25 V at 27 °C and 500 °C. The SPICE NMOS modeled I-Vs (dashed green) provide far better match 
to measured (dashed light blue) resistor I-V data compared to the linear SPICE R model without body 
effect (solid blue), especially for VS ≈ -25 V substrate bias conditions employed in 1000+ hour 500 °C 
integrated circuit demonstrations [1,2]. Text input listings for the Fig. 3 I-V simulations are given below 
each plot to illustrate correct SPICE code for modeling IC resistors with body effect as NMOS devices.   
 
[1] D.J. Spry, et al., IEEE Electron Device Lett. 37 (2016) 625-628.  
[2] D.J. Spry, et al., Proc. IMAPS Int. High Temperature Electronics Conf. (2016) 249-256. 
[3] P.G. Neudeck et al., AIP Advances 6 (2016) 125119. 
[4] P.G. Neudeck, et al., Proc. IMAPS Int. High Temperature Electronics Conf. (2016) 263-271. 
 Available https://sic.grc.nasa.gov/files/HiTEC2016-SPICEPaperV6.pdf 
[5] E. Profumo, MOS Parameter Measurements, in: P. Antognetti, G. Massobrio (Eds.), 
Semiconductor Device Modeling with SPICE, McGraw-Hill, New York, 1987, pp. 231-234. 
https://ntrs.nasa.gov/search.jsp?R=20170008887 2019-08-29T23:15:23+00:00Z
 
 
  
Fig. 3. I-V comparison of linear R SPICE resistor model (solid dark blue) and NMOS SPICE body-
effect resistor model (dashed green) with measured data (dashed light blue) for a 480µm x 6µm resistor 
at (a) 27°C and (b) 500 °C. The SPICE codes for the NMOS simulations are also shown.  
 
Fig. 1. 4H-SiC IC resistor cross-section with depletion regions affecting n-channel resistance. 
 
                  
Fig. 2. Comparisons of DC measured 80-square resistor I-V characteristics (dashed lines) with linear 
resistor model simulations (solid lines) at VS of 0 V, -15 V, and -25V at (a) 27 °C and (b) 500 °C.  
 
*NASA	Glenn	SiC	IC	Resistor	I-V	Simulation	27C	
V1	1	0	
V2	2	0	
MSICRES	1	2	0	2	sicresfet	L=4.8E-4	W=6.0E-6	
.MODEL	sicresfet	NMOS	LEVEL=1	VTO=-155	KP=1.773E-6	
CJ=6.856E-5	PB=2.87	RSH=0.0	PHI=1.435	GAMMA=0.0	
JS=0.0	
.DC	v1	0	40.0	1.0	v2	0	-25.0	-25.0	
.PRINT	v(1)	mag(i(v1))	
.END 
 
*NASA	Glenn	SiC	IC	Resistor	I-V	Simulation	500C	
V1	1	0	
V2	2	0	
MSICRES	1	2	0	2	sicresfet	L=4.8E-4	W=6.0E-6	
.MODEL	sicresfet	NMOS	LEVEL=1	VTO=-128	KP=5.474E-7	
CJ=8.822E-5	PB=1.99	RSH=0.0	PHI=0.998	GAMMA=0.0	
JS=0.0	
.DC	v1	0	40.0	1.0	v2	0	-25.0	-25.0	
.PRINT	v(1)	mag(i(v1))	
.END 
